

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.99.1

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

CONTACT STRUCTURE

and invented by:

IRELAND, et al.

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application No.: 09/146,742

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.:

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.:

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 26 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☒ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.99.1

Total Pages in this Submission

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*

- a. ☐ Formal Number of Sheets _____
- b. ☒ Informal Number of Sheets 9

4. ☒ Oath or Declaration

- a. ☐ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☒ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☐ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)

Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).

☒ Incorporation By Reference *(usable if Box 4b is checked)*

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

☐ Computer Program in Microfiche *(Appendix)*

☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*

- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers *(cover sheet & document(s))*

9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*

10. ☐ English Translation Document *(if applicable)*

11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Acknowledgment postcard

14. ☒ Certificate of Mailing

☐ First Class ☐ Express Mail *(Specify Label No.):* EL328580263US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
11675.99.1

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)


16. ☐ Additional Enclosures (please identify below):

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	25	- 20 =	5	x \$18.00	\$90.00
Indep. Claims	5	- 3 =	2	x \$78.00	\$156.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,006.00

- ☒ A check in the amount of \$1,006.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 23-3178 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).



Signature

Dated: April 26th, 1999

BRADLEY K. DeSANDRO, REG. NO. 34,521
WORKMAN, NYDEGGER & SEELEY
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

cc:

Express Mailing Label No.

PATENT APPLICATION
Docket No. 11675.99.1

UNITED STATES PATENT APPLICATION

of

PHILIP J. IRELAND

AND

HOWARD E. RHODES

for

CONTACT STRUCTURE

WORKMAN, NYDEGGER & SEELEY
A PROFESSIONAL CORPORATION
ATTORNEYS AT LAW
1000 EAGLE GATE TOWER
60 EAST SOUTH TEMPLE
SALT LAKE CITY, UTAH 84111

1 **1. Related Applications**

2 This is a divisional US Patent Application Serial No. 09/146,742, filed on September
3 3, 1998, titled "CONTACT STRUCTURE AND METHOD FOR MANUFACTURE", which
4 is incorporated herein by reference.

6 **BACKGROUND OF THE INVENTION**

7 **2. The Field of the Invention**

8 The present invention relates to the formation of a contact for an integrated circuit
9 device on a semiconductor substrate, such as a silicon wafer. More particularly, the
10 invention is directed to the formation of a self-aligned contact for a memory device in an
11 integrated circuit device formed on a semiconductor material layer or substrate.

13 **3. The Relevant Technology**

14 As microchip technology continues to increase in complexity and decrease in
15 component size, dimensions are shrinking to the quarter micron scale and smaller. With use
16 of the current high-yield photolithographic techniques, the margin of error has become
17 increasingly tighter such that a single misaligned fabrication step can cause an entire chip to
18 be flawed and be discarded. As devices shrink further, overstepping each process step's
19 window of error increases the likelihood of fabrication failure. A production worthy device
20 feature requires incidental skill of a process engineer and a fabrication operator to fabricate
21 the feature.

22 One device that is subject to the ever-increasing pressure to miniaturize is the
23 dynamic random access memory (DRAM). DRAMs comprise arrays of memory cells which
24 contain two basic components--a field effect access transistor and a capacitor. Typically, one
25 side of the transistor is connected to one side of the capacitor. The other side of the transistor
26 and the transistor gate electrode are connected to external connection lines called a bit line

1 and a word line, respectively. The other side of the capacitor is connected to a reference
2 voltage. Therefore, the formation of the DRAM memory cell comprises the formation of a
3 transistor, a capacitor and contacts to external circuits.

4 It is advantageous to form integrated circuits with smaller individual elements so
5 that as many elements as possible may be formed in a single chip. In this way, electronic
6 equipment becomes smaller, assembly and packaging costs are minimized, and integrated
7 circuit performance is improved. The capacitor is usually the largest element of the integrated
8 circuit chip. Consequently, the development of smaller DRAMs focuses to a large extent on
9 the capacitor. Three basic types of capacitors are used in DRAMs--planar capacitors, trench
10 capacitors, and stacked capacitors. Most large capacity DRAMs use stacked capacitors
11 because of their greater capacitance, reliability, and ease of formation. For stacked
12 capacitors, the side of the capacitor connected to the transistor is commonly referred to as the
13 "storage node", and the side of the capacitor connected to the reference voltage is called the
14 cell plate. The cell plate is a layer that covers the entire top array of all the substrate-
15 connected devices, while there is an individual storage node for each respective storage bit
16 site.

17 The areas in a DRAM to which an electrical connection is made are the gate of a
18 transistor of the DRAM, a contact plug to an active area, and the active area itself. Active
19 areas, which serve as source and drain regions for transistors, are discrete specially doped
20 regions in the surface of the silicon substrate. A bit line contact corridor (BLCC) is created
21 in order to make electrical connection to an active area. The BLCC is an opening created
22 through the insulating material separating the bit line and the active area. The BLCCs are
23 filled with a conductive material, such as doped polysilicon, doped Al, AlSiCu, or Ti/TiN/W.
24 Before filling the BLCC, however, a process engineer must design a process flow for
25 fabricating the BLCC that assures that the BLCC is not misaligned, and therefore not prone
26 to shorting out or subject to errant charge leaking due to an exposed cell plate in the BLCC.

1 Conventional methods of fabricating bit line contacts may tend to cause shorting of
2 the bit line contact in the BLCC into the cell plate due to misalignment. For example,
3 titanium is conventionally sputtered into a BLCC. Next, titanium nitride is deposited by
4 CVD or PVD processing. A rapid thermal anneal step (RTA) then causes silicide formation.
5 Tungsten is then deposited to fill the remaining opening in the BLCC. Depending upon the
6 accuracy in the formation of the BLCC itself, it is possible of the BLCC to be shorted to
7 other conducting layers. This is described below. In general, the BLCC can also be
8 composed of tungsten, titanium/tungsten, aluminum, copper, a refractory metal silicide with
9 aluminum, and a refractory metal silicide with copper.

10 As the size of the DRAM is reduced, the size of the active areas and the BLCCs
11 available for contacts to reach the active areas are also reduced. Every process step has its
12 own alignment limitations. While alignment is not exact between process steps, strict
13 tolerances are required in order to accomplish a corridor that avoids a short between a contact
14 that will be deposited in the BLCC and any other conductive materials (i.e. cell plate to
15 active area). Hence, it is desirable to effectively isolate the contacts from the transistor and
16 capacitor components while optimizing the space available to make the contacts.

17 The conventional methods of forming contacts between bit lines and an active areas
18 experience alignment problems in avoiding a short circuit between the electrically conductive
19 bit line contact and the cell plate or storage node of a capacitor.
20
21
22
23
24
25
26

SUMMARY OF THE INVENTION

A method and structure is disclosed that are advantageous for preventing shorting of a contact to an active area with a capacitor cell plate and a capacitor storage node. In accordance with one aspect of the invention, a method of fabricating a DRAM is disclosed that utilizes an insulated sleeve structure to self-align a bit line contact corridor (BLCC) to an active area of a DRAM transistor. In accordance with this aspect of the invention, capacitors are formed over a semiconductor substrate. In the context of this document, the term "semiconductor substrate" is defined to mean any construction comprising semiconductive material, including but not limited to bulk semiconductive material such as a semiconductive wafer, either alone or in assemblies comprising other materials thereon, and semiconductive material layers, either alone or in assemblies comprising other materials. The term "substrate" refers to any supporting structure including but not limited to the semiconductor substrates described above.

In the inventive method, a lower bulk insulator layer is formed upon the semiconductor substrate, and a dielectric layer is formed upon the lower bulk insulator layer. Next, a conductor layer is formed upon the dielectric layer and an upper bulk insulator layer is formed upon the conductor layer. An etch is performed to selectively remove the conductor layer, the dielectric layer, and the lower bulk insulator layer so as to form an opening defined by the lower bulk insulator layer, the dielectric layer, and the conductor layer. The opening terminates at a bottom surface within the lower bulk insulator layer above the semiconductor substrate.

Next, a sleeve insulator layer is deposited upon the upper bulk insulator layer and within the opening so as to make contact with each of the lower bulk insulator layer, the dielectric layer, and the conductor layer. An etch process is then performed to substantially remove the sleeve insulator layer from the bottom surface within the lower bulk insulator layer above the semiconductor substrate, and from on top of the insulator layer, thus leaving

the sleeve insulator layer in contact with each of the lower bulk insulator layer, the dielectric layer, and the conductor layer.

Another etch process then selectively removes the lower bulk insulator layer to create a contact hole defined by the sleeve insulator layer and the lower bulk insulator layer and to expose a contact on the semiconductor substrate. A conductive plug is then formed in the contact hole upon the contact on the semiconductor substrate such that the sleeve insulator layer electrically insulates the conductive plug from the conductor layer.

The sleeve insulator layer, which self aligns the BLCC, allows for improved alignment tolerances between the BLCC and other layers, thus preventing errant charge leakage and short circuits between the conductive plug formed within the BLCC and the other layers.

Conceptually, the etching of the BLCC progressively deeper into the lower bulk insulator layer can be carried out incrementally with a plurality of depositions of the material of the sleeve insulator layer, each said deposition being followed by an etch of the sleeve insulator layer to remove the same from the bottom of the BLCC within the lower bulk insulator layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will be described in terms of complementary metal oxide semiconductor (CMOS) technology. CMOS is commonly used in integrated circuit technology. The invention, however, may be used in other integrated circuit technologies. CMOS generally refers to an integrated circuit in which both N-channel and P-channel metal oxide semiconductor field effect transistors (MOSFETs) are used in a complementary fashion. CMOS integrated circuits are typically formed with a lightly doped P-type silicon substrate or a lightly doped N-type silicon substrate. The present invention will be described using lightly doped P-type silicon as the starting material, although the invention may be implemented with other substrate materials. If other substrate materials are used, then there may be corresponding differences in materials and structures of the device as is well known in the art.

The formation of integrated circuits includes photolithographic masking and etching. This process consists of creating a photolithographic mask containing the pattern of the component to be formed, coating the semiconductor substrate with a light-sensitive material called photoresist. The photoresist that coats semiconductor substrate is then exposed to ultra-violet light or to standard I-line processing through the mask to soften or harden parts of the photoresist (depending on whether positive or negative photoresist is used). The softened parts of the photoresist are then removed, which is followed by etching to remove the materials left unprotected by the photoresist, and then stripping the remaining photoresist. This photolithographic masking and etching process is referred to herein as patterning and etching.

In the following discussion, some well-known aspects of DRAM fabrication have been simplified. For example, the structure of the doped source/drain regions generally will be more complex than shown. In addition, the particular materials, structures and processes are intended only to illustrate the invention so that it can be fully understood.

1 An embodiment of the invention will now be described with reference to Figures 1-
2 9. Referring to Figure 1, a semiconductor substrate 10 comprises a silicon substrate 12
3 with a gate insulating layer 14, field oxide regions 16, active or source/drain regions 18a and
4 18b, and access transistors 20. Each access transistor 20 has a gate electrode 24, insulating
5 protective layer 28, and insulating spacers 30 that are formed on the sides thereof. A lower
6 bulk insulator layer 36 is then deposited and if necessary, planarized. Lower bulk insulator
7 layer 36 is preferably made of a dielectric material such as borophosphosilicate glass
8 (BPSG), phosphosilicate glass (PSG), borosilicate glass (BSG), or spin on glass (SOG).

9 Referring to Figure 2, lower bulk insulator layer 36 is patterned and etched to define
10 a volume 56 in which a capacitor is to be formed in lower bulk insulator layer 36. Volume
11 56 exposes portions of substrate 12 at source/drain regions 18a.

12 Referring to Figure 3, a storage plate 40 is deposited. Storage plate 40, which is
13 substantially composed of an electrically conductive material, is preferably composed of
14 doped polysilicon or doped rough textured polysilicon. Referring to Figure 4, storage plate
15 40 has been subjected to an planarizing process, such as chemical mechanical polishing, to
16 form a storage node layer 42.

17 Referring to Figure 5, a capacitor cell dielectric layer 44 is deposited. Capacitor cell
18 dielectric layer 44, which intended to form a portion of dielectric material for a capacitor, is
19 preferably made of Si_3N_4 or other electrically insulative suitable material such as Ta_2O_5 , or
20 barium strontium titanate (BST). A cell plate layer 46 is then deposited. Cell plate layer 46
21 is intended to form a cell plate portion of a capacitor in an integrated circuit.

22 A cell plate insulating layer 48 is deposited over cell plate layer 46 so as to
23 electrically insulate portions of cell plate layer 46. Cell plate insulating layer 48 is preferably
24 substantially composed of Si_3N_4 , but may also be substantially composed of silicon dioxide
25 or other suitable electrically insulative materials. Preferably, etching processing, which may
26 follow in the process flow, will be selective to the materials of which capacitor cell plate

insulating layer 48 is composed. As such, cell plate insulating layer 48 need not necessarily be composed of silicon nitride, but can be composed of another dielectric that resists a BPSG etch or a dielectric etch that is selective to lower bulk insulator layer 36.

The method of forming a first preferred embodiment of the present invention is set forth below and illustrated in Figures 6-11. Figure 6 is a section 100 taken from Figure 5 and expanded to illustrate greater detail. Referring to Figure 6, there is illustrated lower bulk insulator layer 36, capacitor cell dielectric layer 44, cell plate layer 46, and cell plate insulating layer 48 which is deposited over cell plate layer 46.

Referring to Figure 7, there is illustrated a first etch step wherein a photoresist layer 60 is spun on, exposed, and selectively removed during development to expose a preferred bit line contact site. The first etch step etching cell plate layer 46 and may involve the use of an isotropic component, resulting in an undercut into capacitor cell dielectric layer 44. The first etch step penetrates the noted conductive and insulative layers and partially penetrates into lower bulk insulator layer 36. The first step, however, will preferably be anisotropic so as to form a contact hole 70 with no undercut into cell plate layer 46 or less than is illustrated in Figure 7. Similar to that which is illustrated in Figure 11 as an anisotropic etch extending through layers 36, 44, 46, and 48, it is preferable that an anisotropic etch be performed through layers 36, 44, 46, and 48 seen in Figure 7 so as to form straight side walls of the etched contact hole 70. The etch process through layers 36, 44, 46, and 48 seen in Figure 7, however, can be performed so as to have an isotropic component so as to leave contact hole 70 without straight side walls, although such an isotropic etch is not preferred.

Referring to Figure 8, the next step of the present invention method is carried out in which the remaining portions photoresist layer 60 have been removed, and then a sleeve insulator layer 50 is deposited upon the uppermost surface of cell plate insulating layer 48 and also within the BLCC. An ambient pressure chemical vapor deposition (CVD) process

1 can be used to assist in lateral deposition of sleeve insulator layer 50 upon the sidewalls of
2 the BLCC. Other methods, however, can be employed which are calculated to achieve
3 suitably conformal depositions. A preferred CVD substance for sleeve insulator layer 50
4 is Si_3N_4 , SiO_2 (by decomposition of a tetraethylorthosilicate precursor), Ta_2O_5 , or barium
5 strontium titanate (BST), although the etchant used to etch lower bulk insulator layer 36
6 should be selective to the substance of sleeve insulator layer 50.

7 Referring to Figure 9, a second etch step, which is anisotropic, is carried out to
8 remove substantially all of the horizontally-exposed portions of sleeve insulator layer 50
9 from the bottom of the partially formed BLCC. Sleeve insulator layer 50 thus covers the
10 exposed portions of capacitor cell dielectric layer 44, cell plate layer 46, and cell plate
11 insulating layer 48 that are within contact hole 70.

12 The structure represented in Figure 9 illustrates a first embodiment of the present
13 invention wherein sleeve insulator layer 50 is formed into a hardened vertical sleeve and cell
14 plate insulating layer 48 is formed into a horizontal plate. As such, sleeve insulator layer 50,
15 with cell plate insulating layer 48 function as a self-aligning contact site that will resist being
16 removed in a subsequent etch step that etches the remainder of lower bulk insulator layer 36.
17 Such an etch of lower bulk insulator layer 36 will form a conduit from the upper surface of
18 cell plate insulating layer 48 to the upper surface of the semiconductor substrate, and will not
19 expose cell plate layer 46 at the edges of the BLCC. Sleeve insulator layer 50 will thereby
20 insulate cell plate layer 46 from the effects of errant charge leakage and from shorting once
21 the BLCC is filled with conductive material and put into service as a bit line contact. The
22 embodiment of the invention seen in Figure 9 is not limited to bit line contact formation, but
23 can be used where self aligned contacts are desirable, such as contacts to an active region,
24 a transistor gate, or to a contact plug.

25 Figure 10 illustrates an example of a second embodiment of the present invention.
26 Cell plate layer 46 maximizes its capacitative effect upon storage node layer 42 by its being

1 wrapped conformally around two opposing vertical faces of storage node layer 42. In this
2 embodiment, the cell-to-cell bridging of cell plate layer 46 is deeper in the structure. A
3 primary insulator layer 48 is deposited a upper bulk insulator layer 51. Then, a partial etch
4 is made through primary insulator layer 48 into upper bulk insulator layer 51 and stopping
5 within a lower bulk insulator layer 36 so as to form a contact hole 70. A secondary sleeve
6 insulator layer 50 is then deposited upon primary insulator layer 48 and within contact hole
7 70. An anisotropic etch removes secondary sleeve insulator layer 50 from the bottom of
8 contact hole 70 and other laterally exposed portions thereof. The anisotropic etch stops on
9 insulator layer 48, leaving secondary sleeve insulator layer 50 as a liner on the sidewalls of
10 contact hole 70. A subsequent openings contact to active region 18B and a contact plug is
11 formed through secondary sleeve insulator layer 50 and in contact with active region 18b.

12 Figure 11 illustrates a third embodiment of the present invention in which a cell
13 plate structure is like the second embodiment, but also has a cell plate insulating layer 48
14 disposed on top of cell plate layer 46. The upper surface of cell plate layer 46 is partially
15 insulated by cell plate insulating layer 48. This third embodiment may be preferred where a
16 neighboring site requires cell plate insulating layer 48, such as where cell plate insulating
17 layer 48 is useful or convenient so as to avoid masking for deposition of cell plate insulating
18 layer 48. Cell plate insulating layer 48 should be composed of a material different from
19 capacitor cell dielectric layer 44 so as to best facilitate the partial etch into lower bulk
20 insulator layer 36. A primary insulator layer 49 is deposited a upper bulk insulator layer 51.
21 Then, a partial etch is made through primary insulator layer 49 into upper bulk insulator layer
22 51 and stopping within a lower bulk insulator layer 36 so as to form a contact hole 70. A
23 secondary sleeve insulator layer 50 is then deposited upon primary insulator layer 49 and
24 within contact hole 70. An anisotropic etch removes secondary sleeve insulator layer 50
25 from the bottom of contact hole 70 and other laterally exposed portions thereof. The
26

1 anisotropic etch stops on primary insulator layer 49, leaving secondary sleeve insulator layer
2 50 as a liner on the sidewalls of contact hole 70.

3 A subsequent etch can be performed upon each of the structures seen in Figures 10
4 and 11 so as to open a contact to active area 18b on silicon substrate 12 through contact hole
5 70. A conductive plug (not shown) is then formed within contact hole 70 upon active area
6 18b on silicon substrate 12 so as to be electrically insulated from cell plate layer 46 by sleeve
7 insulator layer 50.

8 Figures 12-14 illustrate the function of the first embodiment of the present invention
9 as it provides a self-aligning contact hole site for further processing. Referring to Figures
10 12-14, there are illustrated qualitative process flow examples of which both proper alignment
11 and misalignment in the formation of a contact plug in a contact hole. The misalignment
12 example is set forth to illustrate the self alignment feature of the invention.

13 Figure 12 shows large and small off-set alignment circles 82, 86 which are meant
14 to indicate an etching process through a layer of insulation material (not shown) above cell
15 plate insulating layer 48 so as to form contact hole 70 defined within sleeve insulator layer
16 50. A center line 83 represents the axis through the center of small off-set alignment circle
17 82, and a center line 87 represents the axis through the center of large off-set alignment circle
18 86. As seen in Figure 12, center line 83 and center line 87 are off set one from the other.
19 A center line 71 represents the axis defining the of contact hole 70.

20 Small off-set alignment circle 82 shows a misalignment distance Δ_1 from center line
21 83 to center line 71. Large off-set alignment circle 86 shows a misalignment distance Δ_2
22 from center line 87 to center line 71. The self alignment of the etch process to form contact
23 hole 70 is due to the selectivity of the etchant in the etch process to both sleeve insulator
24 layer 50 and cell plate insulating layer 48 as the etch process etches lower bulk insulator layer
25 36 which defined the termination of contact hole 70.
26

1 Figure 13 shows that an upper bulk insulator layer 51 is deposited within the area
2 defined by sleeve insulator layer 50 and upon cell plate insulating layer 48. A patterned
3 photoresist layer 56 has been formed upon upper bulk insulator layer 51. The pattern in
4 patterned photoresist layer 56 is intended to be aligned with respect to sleeve insulator layer
5 50 so that a subsequent etch will open a contact through upper bulk insulator layer 51 and
6 lower bulk insulator layer 36 to expose a contact on active area 18b. Patterned photoresist
7 layer 56, however, maybe misaligned with respect to sleeve insulator layer 50, as was
8 illustrated by the foregoing discussion of Figure 12.

9 The etch through patterned photoresist layer 56 forms the BLCC via contact hole 70
10 seen in Figures 14-15. It is desirable that contact hole 70, which extends to active area 18b
11 through sleeve insulator layer 50, is formed such that the BLCC is in alignment with contact
12 hole 70 through cell plate layer 46. When so aligned, the etch has a diameter d seen in
13 Figure 12 which extends to the sidewall of sleeve insulator layer 50, and the largest possible
14 contact to active area 18b is achieved. Sleeve insulator layer 50 enables the inventive
15 method to form sub-photolithography resolution limit critical dimensions, such as is seen in
16 Figure 12.

17 Referring to Figure 14, a circle 80 illustrates in phantom a cross-section of an etch
18 hole through upper bulk insulator layer 51. A center line 80 represents an axis passing
19 through the center of circle 80. In Figure 14, center line 71 represents the axis passing
20 through the center of sleeve insulator layer 50. The symbol Δ_3 represent the misalignment
21 from the center of circle 80 to the center of sleeve insulator layer 50.

22 Figure 14 demonstrates that, although the etch hole is misaligned with respect to
23 sleeve insulator layer 50, the etch is still self aligned with sleeve insulator layer 50 due to
24 the selectivity of the etch with respect to the material from which sleeve insulator layer 50
25 is composed and due to the etch selectivity to the material of which cell plate insulating layer
26 48 is composed. The self-alignment of the etch through sleeve insulator layer 50 and the

1 stopping of the etch on cell plate insulating layer 38 in effect assures an electrical insulation
2 of cell plate layer 46 that prevents an electrical short with an electrically conductive bit line
3 contact 92 within the BLCC. Bit line contact 92, which is preferably a conductive plug, can
4 be formed by filling the BLCC with tungsten deposited, by chemical vapor deposition, with
5 germanium-doped aluminum reflowing, and with other materials and processes.
6 Additionally, a refractory metal silicide may be formed at the bottom of the BLCC upon
7 active area 18b. After the material forming bit line contact 92 has been formed within
8 contact hole 70, a planarizing operation may be conducted to confine the material of bit line
9 contact 92 within contact hole 70 as illustrated in Figures 14-15.

10 Bit line contact 92 extends through contact hole 70 created by the prior etch process
11 to make direct contact with active area 18b. Figure 14 illustrates that, although the
12 maximum contact size is not achieved when the etch is misaligned, electrical insulation
13 protection is still provided by cell plate insulating layer 48 and sleeve insulator layer 50 so
14 as to prevent shorting of cell plate layer 46 with bit line contact 92.

15 The process creating the structure seen in Figure 14 is substantially the same as that
16 creating the structure seen in Figure 15. In Figure 15, a circle 90 illustrates in phantom a
17 cross-section of an etch hole through upper bulk insulator layer 51. The etch hole is aligned
18 with respect to sleeve insulator layer 50. Also, the etch is self aligned with sleeve insulator
19 layer 50 due to the selectivity of the etch with respect to the material from which sleeve
20 insulator layer 50 is substantially composed, and due to the etch selectivity to the material
21 of which cell plate insulating layer 48 is composed. As was described with respect to
22 Figure 13, the self-alignment of the etch through sleeve insulator layer 50 in effect assures
23 electrical insulation of cell plate layer 46 to prevent an electrical short with electrically
24 conductive bit line contact 92 within the BLCC. Figure 15 illustrates the maximum contact
25 size on active area 18b, as dictated by the diameter of the area defined within sleeve insulator
26 layer 50. Electrical insulation protection of bit line contact 92 is provided by cell plate

insulating layer 48 and sleeve insulator layer 50 so as to prevent shorting of cell plate layer 46 with bit line contact 92.

Figure 16 shows the divergent types of contacts that can be made using the invention, although all of the depicted contacts need not be present in the same structure nor be situated as depicted in Figure 16. In Figure 16, circle 90 illustrates in phantom a cross-section of an etch hole, made by conventional etch processes, through upper bulk insulator layer 51. A contact plug 72 is upon source/drain region 18b. Electrically conductive bit line contact 92 is situated within contact hole 70 and passes through sleeve insulator layer 50 to terminate upon contact plug 72. Circle 94 illustrates in phantom a cross-section of a contact hole 98, made by conventional etch processes, through upper bulk insulator layer 51 and into a transistor stop on a gate 24 beneath an insulating protective layer 28 of a transistor. Electrically conductive contact 100 is situated within contact hole 98 and passes through a sleeve insulator layer 52 to make contact with gate 24. Circle 104 illustrates in phantom a cross-section of a contact hole 106, made by conventional etch processes, through upper bulk insulator layer 51 and into storage node layer 42. Electrically conductive contact 102 is situated within contact hole 106 and passes through a sleeve insulator layer 53 to make contact with storage node layer 42. Sleeve insulator layer 53 insulates electrically conductive contact 102 from cell plate layer 46.

The fabrication method steps of the self-aligning feature, which are illustrated in Figures 1-9 and described above, constitute a fourth embodiment of the present invention.

A fifth and sixth embodiment of the present invention, illustrated respectively in Figures 10 and 11, comprises a larger surface area deposition of cell plate layer 46 that requires a deeper penetrating partial etch to create the self-aligning feature. These embodiments vary from the fourth embodiment in that a selective etch step is required to remove most of lower bulk insulator layer 36 so as to expose external lateral surfaces of cell plate layer 46. In the fifth embodiment, seen in Figure 10, upper bulk insulator layer 51 is

deposited and planarized and then a sleeve insulator layer 50 is deposited upon upper bulk insulator layer 51 and within contact hole 70. As was discussed above, a conductive plug (not shown) is formed within contact hole 70 once an etch exposes active area 18b. The conductive plug is electrically insulated from cell plate layer 46 by sleeve insulator layer 50 and could also be so insulated by primary insulator layer 48. The sixth embodiment, seen in Figure 11, differs from the fifth embodiment, seen in Figure 10, in that a cell plate insulating layer 48 is over cell plate layer 46 for off-site coverage where it is useful or not convenient to mask out deposition upon cell plate layer 46.

Other materials, structures, and processes may be substituted for the particular ones described. For example, silicon nitride, preferably Si_3N_4 , may be used instead of silicon dioxide for insulating protective layer 28 and spacers 30. Spin-On Glass (SOG), polyamide insulator (PI), chemical vapor deposited (CVD) oxide or other insulators such as boron silicate glass (BSG) or phosphosilicate glass (PSG) may be used in place of boro-phospho-silicate glass (BPSG) for lower bulk insulator layer 36. Other satisfactory materials may be substituted for any of the above. Or, additional materials, structures, and processes may also be added to those disclosed.

The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrated and not restrictive. The scope of the invention is, therefore, indicated by the appended claims and their whole or partial combination rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

What is claimed and desired to be secured by United States Letters Patent is:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

1. A contact structure for an integrated circuit comprising:
a lower bulk insulator layer situated above a semiconductor substrate;
a conductor layer situated above the lower bulk insulator layer;
a sleeve insulator layer in contact with the conductor layer; and
a conductor structure extending from the sleeve insulator layer to terminate
at a contact on said semiconductor substrate, said conductor structure being
electrically insulated from the conductor layer by the sleeve insulator layer.

2. The contact structure as defined in Claim 1, wherein a dielectric layer is
situated above the lower bulk insulator layer; and wherein the conductor layer is situated
above the dielectric layer.

3. The contact structure as defined in Claim 2, wherein said dielectric layer
extends to make contact with the sleeve insulator layer.

4. The contact structure as defined in Claim 1, wherein an electrically insulating
layer is situated upon the conductor layer.

5. The contact structure as defined in Claim 4, wherein the electrically insulating
layer upon the conductor layer is formed conformably upon the conductor layer.

6. The contact structure as defined in Claim 4, wherein the electrically insulating
layer upon the conductor layer is an upper bulk insulator layer having sidewall, where in the
sidewall of the upper bulk insulator layer is in contact with the sleeve insulator layer.

1 7. The contact structure as defined in Claim 1, wherein the sleeve insulator layer
2 extends from the conductor layer to terminate within the lower bulk insulator layer above the
3 semiconductor substrate, said sleeve insulator layer extending through and being in contact
4 with each of the lower bulk insulator layer and the conductor layer.

6 8. The contact structure as defined in Claim 1, wherein the conductor structure
7 is at least partially circumscribed by and is in contact with said sleeve insulator layer.

9 9. The contact structure as defined in Claim 1, wherein each of the lower bulk
10 insulator layer and the conductor layer has a sidewall in contact with the sleeve insulator
11 layer.

13 10. The contact structure as defined in Claim 1, wherein said conductor layer
14 extends from said sleeve insulator layer to make contact with a dielectric layer.

16 11. The contact structure as defined in Claim 1, wherein said conductor structure
17 has an end on said semiconductor substrate that is composed of a refractory metal silicide
18 material.

20 12. The contact structure as defined in Claim 1, wherein said sleeve insulator
21 layer is composed of a material selective from the group consisting of Ta_2O_5 and Si_3N_4 .

- 1 13. A contact structure for an integrated circuit comprising:
2 a lower bulk insulator layer situated above a semiconductor substrate;
3 a conductor layer situated above the lower bulk insulator layer;
4 an upper bulk insulator layer upon the conductor layer, said upper bulk
5 insulator layer having sidewall;
6 a sleeve insulator layer in contact with the conductor layer, wherein the
7 sidewall of the upper bulk insulator layer is in contact with the sleeve insulator
8 layer; and
9 a conductive plug extending from the sleeve insulator layer to terminate at a
10 contact on said semiconductor substrate, said conductive plug being electrically
11 insulated from the conductor layer by the sleeve insulator layer.
12
13 14. The contact structure as defined in Claim 13, wherein:
14 a dielectric layer is situated above the lower bulk insulator layer;
15 the conductor layer is situated upon the dielectric layer;
16 the dielectric layer extends to make contact with the sleeve insulator
17 layer; and
18 the conductive plug is at least partially circumscribed by and is in
19 contact with said sleeve insulator layer.
20
21
22
23
24
25
26

1 15. A contact structure for an integrated circuit comprising:
2 a lower bulk insulator layer situated above a semiconductor substrate;
3 a dielectric layer situated above the lower bulk insulator layer;
4 a conductor layer situated above the lower bulk insulator layer and above the
5 dielectric layer;
6 an electrically insulating layer situated upon the conductor layer;
7 a sleeve insulator layer in contact with the conductor layer and extending
8 from the conductor layer to terminate within the lower bulk insulator layer above the
9 semiconductor substrate, said sleeve insulator layer extending through and being in
10 contact with each of the lower bulk insulator layer and the conductor layer, wherein
11 each of the lower bulk insulator layer and the conductor layer has a sidewall in
12 contact with the sleeve insulator layer; and
13 a conductive plug extending from the sleeve insulator layer to terminate at a
14 contact on said semiconductor substrate, said conductive plug being electrically
15 insulated from the conductor layer by the sleeve insulator layer.

16
17 16. The contact structure as defined in Claim 15, wherein the electrically
18 insulating layer is formed conformably upon the conductor layer.

19
20 17. The contact structure as defined in Claim 15, wherein the electrically
21 insulating layer upon the conductor layer is an upper bulk insulator layer having sidewall,
22 where in the sidewall of the upper bulk insulator layer is in contact with the sleeve insulator
23 layer.
24
25
26

attorney at law
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

18. The contact structure as defined in Claim 15, wherein:

said conductor layer is said cell plate to a capacitor and extends from said sleeve insulator layer to make contact with a capacitor dielectric layer of the capacitor, the dielectric layer being situated upon a storage node layer of the capacitor, the storage node layer being situated upon the semiconductor substrate;

said capacitor dielectric layer extends to make contact with the sleeve insulator layer;

said contact on said semiconductor substrate is an active area for a transistor having a gate in electrical communication with said conductive plug; and

said transistor is in electrical communication with the storage node layer of the capacitor.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

19. A contact structure for an integrated circuit comprising:
- a semiconductor substrate having an active region therein;
 - a capacitor storage node in contact in electrical communication with the active region;
 - a capacitor dielectric upon the capacitor storage node;
 - a capacitor cell plate upon the capacitor dielectric;
 - an electrically conductive plug in contact with the active region and the storage node;
 - a first dielectric layer insulating the capacitor cell plate from the electrically conductive plug, the electrically conductive plug projecting from the active region above the first dielectric layer and the capacitor cell plate.
20. The contact structure as defined in Claim 19, further comprising:
- a first transistor situated upon the semiconductor substrate; and
 - a second transistor situated upon the semiconductor substrate, wherein:
 - a first portion of the electrically conductive plug is situated between the first and second transistors and between the semiconductor substrate and the first dielectric layer;
 - the capacitor storage node is in contact with an insulated spacer on each of the first and second transistors.

21. The contact structure as defined in Claim 20, wherein the first portion of the electrically conductive plug is enclosed within the first dielectric layer.

22. A contact structure for an integrated circuit comprising:
a lower bulk insulator layer situated above a semiconductor substrate;
a dielectric layer above the lower bulk insulator layer;
a conductor layer situated above the dielectric layer;
an electrically insulating layer formed conformably upon the conductor layer
and having a sidewall that is in contact with the sleeve insulator layer;
a sleeve insulator layer, composed of a material selective from the group
consisting of Ta_2O_5 and Si_3N_4 , and extending:
through and being in contact with each of the lower bulk insulator
layer and the conductor layer;
to contact the dielectric layer; and
from the conductor layer to terminate within the lower bulk insulator
layer above the semiconductor substrate; and
a conductor structure terminating at a refractory metal silicide material
contact on said semiconductor substrate and being electrically insulated from the
conductor layer by the sleeve insulator layer.

23. The contact structure as defined in Claim 22, wherein the conductor structure
is at least partially circumscribed by and is in contact with said sleeve insulator layer.

24. The contact structure as defined in Claim 22, wherein each of the lower bulk
insulator layer and the conductor layer has a sidewall in contact with the sleeve insulator
layer.

1 25. The contact structure as defined in Claim 22, wherein said conductor layer
2 extends from said sleeve insulator layer to make contact with a material that does not conduct
3 electricity.
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

17
18
19
20
21
22
23
24
25
26




FIG. 1






FIG. 2






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 15




FIG. 16

PATENT APPLICATION
Docket No: 11675.99

DECLARATION, POWER OF ATTORNEY, AND PETITION

We, Philip J. Ireland and Howard E. Rhodes, declare: that we are citizens of the United States of America; that our residences and post office addresses are 5660 Tecoma, Boise, Idaho 83705 and 631 E. Ridgefield Drive, Boise, Idaho 83706, respectively; that we verily believe we are the original, first, and joint inventors of the subject matter of the invention or discovery entitled SELF-ALIGNING CONTACT STRUCTURE AND METHOD OF MANUFACTURE for which a patent is sought and which is described and claimed in the specification of US. Patent Application Serial No. 09/146,742, filed on September 3, 1998; that we have reviewed and understand the contents of the above-identified specification, including the claims referred to, and that we acknowledge the duty to disclose information which is material to the examination of this application in accordance with Section 1.56(a) of Title 37 of the Code of Federal Regulations.

We declare further that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

We hereby appoint as our attorneys and/or patent agents: RICK D. NYDEGGER, Registration No. 28,651; DAVID O. SEELEY, Registration No. 30,148; JONATHAN W. RICHARDS, Registration No. 29,843; JOHN C. STRINGHAM, Registration No. 40,831; MICHAEL F. KRIEGER, Registration No. 35,232; BRADLEY K. DeSANDRO, Registration

No. 34,521; JOHN M. GUYNN, Registration No. 36,153; GREGORY M. TAYLOR, Registration No. 34,263; DANA L. TANGREN, Registration No. 37,246; ERIC L. MASCHOFF, Registration No. 36,596; KEVIN B. LAURENCE, Registration No. 38,219; C. J. VEVERKA, Registration No. 40,858; ROBYN L. PHILLIPS, Registration No. 39,330; DAVID B. DELLENBACII, Registration No. 39,166; JOHN N. GREAVES, Registration No. 40,362; KEVIN K. JOHANSON, Registration No. 38,506; MICHAEL L. LYNCH, Registration No. 30,871; and LIA P. DENNISON, Registration No. 34,095, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. All correspondence and telephonic communications should be directed to:

BRADLEY K. DeSANDRO
WORKMAN, NYDEGGER & SEELEY
1000 Eagle Gate Tower
60 East South Temple
Salt Lake City, Utah 84111

Wherefore, we pray that Letters Patent be granted to us for the invention or discovery described and claimed in the foregoing specification and claims, declaration, power of attorney, and

this petition.

Signed at BOISE, IDAHO, this 2 day of December,
1998.

Inventor: Philip J. Ireland
Philip J. Ireland
5660 Tecoma 6722 E Locust Lane
Boise, Idaho 83705 Nampa ID 83686

Signed at BOISE, IDAHO, this 2 day of December,
1998.

Inventor: Howard E. Rhodes
Howard E. Rhodes
631 E. Ridgefield Drive
Boise, Idaho 83706

GADAT1AWTXXC5JFPMICRONU1675099JDK